

ADIP DEMODULATION METHOD AND APPARATUS

BACKGROUND OF THE INVENTION

Field of the invention

The invention relates to an ADIP (Address In Pre-groove) demodulation method and apparatus, and more particularly to an ADIP demodulation method and apparatus, which generates a difference signal between the wobble signal and the reference wobble signal and outputs the channel bit signal according to the difference signal.

Description of the Related Art

In the DVD+R (Recordable Digital Versatile Disk) or DVD-+RW (Rewritable Digital Versatile Disk), the ADIP (Address In Pre-groove) records the address of each track zone so as to locate the to-be-recorded track zones according to the ADIP information during the recording process. FIGs. 1A~1C show the rules of the ADIP modulation according to the specification of DVD+R/RW, and the wobble signal after modulation is the phase-change signal. According to the specification of DVD+R/RW, each data block includes 93 wobble cycles, wherein 8 wobble cycles are modulated with ADIP information and other 85 wobble cycles are positive wobble signal.

As shown in FIGs. 1A~1C, 8 wobble cycles of phase modulation wobble signal with the ADIP information only represent three states, i.e., the sync data of FIG. 1A, the data 0 of FIG. 1B, and the data 1 of FIG. 1C. When the optical disk driver retrieves the analog wobble signal from the disk, the analog wobble signal has to be

digitized and converted into the channel bit, which is then decoded into the ADIP information by an ADIP decoder. The channel bit corresponding to the sync data is "11110000," the channel bit corresponding to the data 0 is "10000011," and the channel bit corresponding to the data 1 is "10001100." Thus, the ADIP decoder can
5 generate the ADIP information only according to the channel bits. However, since noises may influence the channel bits, the ADIP decoder may have errors during the decoding process. Consequently, the DVD+R/RW optical disk driver must have an ADIP demodulation method and apparatus with high noise tolerance.

In the conventional ADIP demodulation method, the wobble signal is assumed
10 to be a cosine signal with a phase A. The wobble signal is first digitized and then multiplied by a sine wave with a phase of B, that is, the multiplied signal equals:

$$\text{CosA} * \text{SinB} = 1/2(\sin(A+B) - \sin(A-B)).$$

Next, the multiplied signal is transferred to an integrator and the value of B is adjusted to make the value of the multiplied signal to be 0. When A=B (i.e., the
15 phases are the same), the value equals to 0. At this time, the above-mentioned sine wave is the to-be-generated wobble sync signal (wobsync).

The original signal CosA is multiplied by a cosine signal with a phase B of the wobble sync signal, and we may obtain:

$$\text{CosA} * \text{CosB} = 1/2(\cos(A+B) + \cos(A-B)).$$

20 Similarly, the signal is transferred for integration. When A=B, the value equals to +1, and when the phases are opposite, the value equals to -1, thereby the ADIP signal being decoded according to the changes.

However, the method mentioned above needs to use 8-bit analog-to-digital

converter (ADC) to convert the wobble signal into digital data, and complicated operations of trigonometric functions has to be performed accordingly. Thus, the design is complicated and the cost is higher.

SUMMARY OF THE INVENTION

5 In view of the above-mentioned problems, an object of the invention is to provide an ADIP demodulation method and apparatus with good noise immunity for ADIP signal without using 8-bit analog-to-digital converters and complicated operations of the trigonometric functions.

To achieve the above-mentioned object, the ADIP demodulation apparatus of
10 the invention includes a slicing unit for receiving the wobble signal and generating a wobble pulse, a phase locked loop for generating a reference wobble signal with the same frequency and phase as the wobble pulse according to the wobble pulse and a reference clock with frequency higher than the wobble pulse, a channel bit generator for generating channel bits according to the reference wobble signal and the wobble
15 pulse, and a ADIP decoder for generating ADIP information according to the channel bits.

The channel bit generator generates a difference signal between the wobble pulse and the reference wobble signal, and outputs the channel bit signal according to the difference signal.

20 BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1A shows the sync data of the ADIP modulation.

FIG. 1B shows the data 0 of the ADIP modulation.

FIG. 1C shows the data 1 of the ADIP modulation.

FIG. 2 shows a block diagram of an ADIP demodulation apparatus of the present invention;

FIG. 3 shows a block diagram of a channel bit generator.

FIGs. 4A~4H show a schematic illustration of the waveforms of some signals,
5 wherein FIG. 4A represents a wobble signal, FIG. 4B represents a wobble pulse WOBPUS, FIG. 4C represents a reference wobble signal WOBREF, FIG. 4D represents a difference signal PHDIFF, FIG. 4E represents a reference clock WCK, FIG. 4F represents a positive edge pulse PCK, FIG. 4G represents a count value, and FIG. 4H represents a channel bit signal.

10 FIG. 5 shows a flow chart of an ADIP demodulation method of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

The ADIP demodulation method and apparatus of the invention will be described with reference to the accompanying drawings.

15 FIG. 2 shows a block diagram of an ADIP demodulation apparatus of the present invention. Referring to FIG. 2, the ADIP demodulation apparatus 20 includes a slicing unit 21, a clock generator 22, a phase locked loop (PLL) 23, a channel bit generator 24, and an ADIP decoder 25.

20 The slicing unit 21 receives a wobble signal WOBS and slices the wobble signal WOBS into a binary signal with levels of 1 and 0 according to a slicing level. The binary signal is defined as a wobble pulse WOBPUS. The cycle length of the wobble pulse WOBPUS is 32T, wherein T is the basic pulse length. The clock generator 22 generates a reference clock WCK according to the wobble pulse

WOBPUS. The reference clock WCK is a reference signal with frequency higher than the wobble pulse WOBPUS, and the cycle length thereof is 2T or 1T, for example. The phase locked loop 23 generates a reference wobble signal WOBREF with the same frequency and phase as the wobble pulse WOBPUS according to the 5 reference clock WCK. The cycle length of the reference wobble signal WOBREF is also 32T. The channel bit generator 24 generates the channel bit signal according to the wobble pulse WOBPUS, the reference wobble signal WOBREF, and the reference clock WCK. Finally, the ADIP decoder 25 is employed to decode the channel bit signal into the ADIP bit signal.

10 FIG. 3 shows a block diagram of the channel bit generator. Referring to FIG. 3, the channel bit generator 24 includes a positive-edge pulse generator 241, an XOR gate (bit comparator) 242, a counter 243, and a decision unit 244. The XOR gate 242 receives the wobble pulse WOBPUS and the reference wobble signal WOBREF and generates a difference signal PHDIFF between the wobble pulse WOBPUS and 15 the reference wobble signal WOBREF. The positive-edge pulse generator 241 receives the reference wobble signal WOBREF and the reference clock WCK and generates a positive edge pulse PCK at the positive edge of the reference wobble signal WOBREF. The counter 243 counts the pulse number of the reference clock WCK during the high level of the difference signal PHDIFF in each cycle of the 20 reference wobble signal WOBREF (or each cycle of the positive edge pulse PCK) and outputs a count value as a duty cycle. The counter 243 clear the count value at the negative edge of the positive edge pulse PCK. The decision unit 244 receives the count value of the counter 243, compares the count value (duty cycle) with a

threshold value at the negative edge of the positive edge pulse PCK, and then outputs the channel bit signal. The decision unit 244 is a comparator for comparing the count value with a threshold value, and then outputting the channel bit signal at the negative edge of each positive edge pulse PCK.

5 The operation principle of the decision unit 244 will be described in the following. If the cycle length of the reference wobble signal WOBREF is 32T and the cycle length of the reference clock WCK is 2T, then there are 16 pulses of the reference clock WCK in each cycle of the reference wobble signal WOBREF. Therefore, if one phase of the wobble pulse WOBPUS is changed, that is, the phases
10 between the wobble pulse WOBPUS and the reference wobble signal WOBREF are reverse, the difference signal PHDIFF is changed to H and the value of the counter 243 should be 16. However, since the wobble pulse WOBPUS will be influenced by the noise, the value of the counter 243 may be smaller than 16, but the difference is not too great. Consequently, as long as the threshold value of the decision unit 244
15 is properly set (for example, the threshold value is set to 8 in this embodiment), the channel bit signal is free from being influenced by the noise. Then, the decision unit 244 can correctly generate the channel bit signal. That is, if the duty cycle of the difference signal is greater than a threshold, for example 50%, the channel bit signal is H, otherwise the channel bit signal is L.

20 FIGs. 4A~4H show the schematic illustration of the waveforms of some signals in the ADIP demodulation apparatus of the invention, wherein FIG. 4A shows the wobble signal, FIG. 4B shows the wobble pulse WOBPUS, FIG. 4C shows the reference wobble signal WOBREF, FIG. 4D shows the difference signal PHDIFF,

FIG. 4E shows the reference clock WCK, FIG. 4F shows the positive edge pulse PCK, FIG. 4G shows the count value, and FIG. 4H shows the channel bit signal. As shown in the FIGs. 4A~4H, the slicing unit receives the wobble signal of FIG. 4A and generates the wobble pulse WOBPUS of FIG. 4B. The reference clock generator 22 generates the reference clock WCK of FIG. 4E according to the wobble pulse WOBPUS of FIG. 4A. The phase locked loop 23 generates the reference wobble signal WOBREF of FIG. 4C according to the wobble pulse WOBPUS of FIG. 4B and the reference clock WCK of FIG. 4E. The XOR gate 242 generates the difference signal PHDIFF of FIG. 4D according to the wobble pulse WOBPUS of FIG. 4B and the reference wobble signal WOBREF of FIG. 4C. The positive-edge pulse generator 241 generates the positive edge pulse PCK of FIG. 4F according to the reference clock WCK of FIG. 4E and the reference wobble signal WOBREF of FIG. 4C. The counter 243 outputs the count value CNT_VAL of FIG. 4G. Finally, the decision unit 244 generates the channel bit signal of FIG. 4H according to the count value CNT_VAL of FIG. 4G.

FIG. 5 shows a flow chart of an ADIP demodulation method of the present invention. Referring to FIG. 5, the ADIP demodulation method of the invention includes the following steps.

Step S502: generate a wobble pulse WOBPUS. A wobble signal is sliced into a binary signal as the wobble pulse WOBPUS.

Step S504: generate a reference wobble signal WOBREF. A phase locked loop PLL is used to generate the reference wobble signal WOBREF with the same frequency and phase as the wobble pulse WOBPUS.

Step S506: generate a difference signal PHDIFF. The reference wobble signal WOBREF and the wobble pulse WOBPUS are XORed to generate the difference signal PHDIFF.

Step S508: calculate the duty cycle of the difference signal PHDIFF. A counter is used to count the high level width of the difference signal PHDIFF corresponding to each cycle of the wobble pulse WOBPUS using a reference clock with frequency higher than the wobble pulse WOBPUS and to output a count value as the duty cycle.

Step S510: generate a channel bit signal. When the count value (duty cycle) is higher than a threshold value, the channel bit signal is H; otherwise the channel bit signal is L.

Step S512: generate the ADIP information. When the channel bit signal sequence is 1110000 or its similar sequence, the ADIP information is the sync signal. When the channel bit signal sequence is 10000011 or its similar sequence, the ADIP information is 0. When the channel bit signal sequence is 10001100 or its similar sequence, the ADIP information is 1.

Since the invention uses a counter to calculate the duty cycle of the difference signal PHDIFF and output a count value (duty cycle), and then uses a comparator to compare the count value with a threshold value so as to generate a channel bit signal, the ADIP demodulation apparatus of the invention can provide good noise immunity for ADIP signal.

While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such embodiments are merely

illustrative of and not restrictive on the broad invention, and that this invention not be limited to the specific construction and arrangement shown and described, since various other modifications may occur to those ordinarily skilled in the art.